

Pixblasters MS1 Controller – FPGA Update Guide

APPLICATION NOTE: PAPP003 (v1.0) March 2, 2021

Introduction

Pixblasters MS1 Video LED Controller are fully programmed and tested prior to shipping.

Before the first use, or in a case of a significant change of the LED display controlled by already initialized Pixblasters[™] LED controller, the MS1 Video LED controller must be initialized through the embedded user's interface. Unitialized LED controllers cannot display any video. The initialization is fully explained in the following documents:

- User's Manual :<u>http://pixblasters.com/wp-content/uploads/2020/03/Pixblasters-MS1-Users-Guide_v1.0.pdf</u>
- Application Note PAPP002: <u>http://pixblasters.com/wp-content/uploads/2021/02/papp002-</u> Pixblasters-Quick-Start-Guide_v1.0.pdf

While the software initialization, which describes the LED display's architecture, is the MUST-HAVE step, the FPGA update is an optional step. It enables Pixblasters MS1 controller users to update the FPGA controller with the new features provided by Pixblasters team.

For example, the initial Pixblasters firmware release supports only the 3-wire LEDs, such as the WS2811, WS2812B and similar. The firmware release scheduled for the end of the 1Q2021 will also include the FPGA configuration with the full support for 4-wire APA102-like LED strips.

By following the simple steps described in this document and the associated video clip, existing users of the Pixblasters MS1 Video LED Controller board can upgrade their hardware and support i.e. APA102 LED strips. The described procedure assures compatibility with new and emerging LED types and shapes.



FPGA update is fully described in this short video clip: <u>https://youtu.be/EklypNg4qbM</u>.

Figure 1. FPGA Update Guide - Click on Photo to Play Video

Copyright © Pixblasters d.o.o. Pixblasters[™] is a Pixblasters trademark. All other trademarks and registered trademarks are the property of their respective owners.

i



The FPGA update is very simple and can be done within a couple of minutes. It is also permanent, since on-board memory holds up to seven (7) different FPGA configurations. Users can choose the FPGA configuration for their application by on-board DIP switches (Figure 3). Depending on the programmed configurations, the Pixblasters MS1 can be setup in the master or slave mode, to support 3-wire WS2812B-like or 4-wire APA102-like LED strips, and so on.

The DIP switches combination 000 activates the FPGA update configuration and it is not user-programmable. For full explanation, please read the User's Manual chapter 8.7 Updating FPGA Configuration

The FPGA update runs on any control computer and any operating system that enables use of a simple serial terminal emulation program. The Pixblasters development team preference is the Tera Term, an open-source and free terminal emulator program: <u>https://ttssh2.osdn.jp/</u>. The requested serial communication parameters are: baud rate 115,200, data 8 bit, no parity, 1 stop bit and no flow control.

Required hardware equipment is also very simple and includes only the control computer, Mini-B USB serial cable and the +5 VDC power supply. Upon the initialization, the control computer and the USB serial cable can be permanently disconnected.



Pixblasters MS1 Controller - Important Terminals

Figure 2. Board's Terminals Important for the Initialization Process

- +5 VDC power supply connects to the blue power input screw wire terminal
- Power switch the red LED next to the switch is ON when the board is powered



- Mini-B USB connector for serial connection with the control computer
- HDMI video input is the active video input in the Pixblasters MS1 Master configuration
- Slave video input (RJ45 type connector) is the active video input in the Pixblasters MS1 Slave configuration
- Slave video output (RJ45 type connector) is the active video output in both, the Master and the Slave configurations
- 32 LED outputs are placed on eight snap-in connectors (black)

The FPGA Update - Step by Step

- Download the latest FPGA configuration files from http://pixblasters.com/deliverables/
- Set the on-board DIP switches to 000 (Figure 3). This activates the service mode and enables the FPGA update.



Figure 3. On-Board DIP Switches Set To FPGA Update Configuration

- Connect the control computer and the Pixblasters MS1 with the Mini-B USB serial cable.
- Connect the +5 VDC power supply to the blue power terminal on the MS1 controller
- Switch-on the MS1 board with the on-board power switch (the RED LED must be ON)
- Start the serial terminal application on your control computer. Select the proper serial port and setup communication parameters to 115200 8 0 1 0.
- The Pixblasters User's Menu should pop-up in the serial terminal window (Figure 4)
- Hit 'U' to start the update procedure.



• Hit 'S' to open the configuration selector menu (Figure 5)



Figure 4. The Pixblasters User' Menu in the Serial Terminal Window

Hit '3' to select the FPGA configuration No. 3 for the update (Figure 5)





The 30 seconds timeframe for the update's start begins

<u>=Dixblasters</u>

 Select and transfer to the board the configuration binary file (.BIN) with the FPGA configuration update. In Tera Term you need to select menu File/Transfer/XMODEM/Send



Figure 6. Start the Configuration File Transfer (Update)

In the pop-up window find and select the .bin FPGA update file downloaded from our website

Fers Term Web 3.1 - VT Frie Edit Setup Web Control Window Help			
**** CONFIGURATION TO UPDATE SELECT MENU ****			
1. Config. 1 2. Config. 2 3. Config. 3			
4. Config. 4			
5. Config. 5	20 - 🗢 🖻 📸 🖬 -		
6. Config. 6	Date modified T3		
7 Config 7	25.3.2020, 20:58 BI		
control_fpga_sl6_v101_2.bin	26.3.2020. 20:58 BI		
Control_fpga_s32_v101_4.bin	26.3.2020. 20:58 BI		
readme.bd	26.3.2020, 20:59		
Select configuration to upda Figure Forder from m32 x101 3			
Configuration '3' selected!			
and a state of the	Help		
**** DEVICE UPDATE MENU ****			
S. Select configuration to update U. Update E. Exit			
Erasing selected configuration Erase done! You have 30 seconds to start transmission			

Figure 7. Select the Configuration File Transfer (Update)

- The FPGA update takes about 30-40 seconds (Figure 8).
- At the end of the update, the Device Update Menu (Figure 5) pops-up again. Select 'E' to exit.
- The FPGA update is finished and you can start using the new and updated Pixblasters MS1 features.

 To start using the FPGA configuration number 3, please switch off the board and set the DIP switches to 011 position.



Figure 8. The FPGA Update in Progress

Recommendations and Conclusion

Pixblasters FPGA update is optional, very easy and straightforward. For more instructions video clips, please visit: <u>http://pixblasters.com/videos/</u>

Revision History

Version	Date	Description of Revisions
1.00	02.03.2021.	Initial public release.